

TECHNICAL BULLETIN

No. TB11-6600-252-10-1

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, DC, 15 January 1979

SUPPLEMENTARY OPERATING INSTRUCTIONS

TEST SET, INTEGRATED CIRCUIT CARD

TESTERS AN/USM-371 AND AN/USM-371A

(TEST PROGRAMS FOR AUTODIN

PRINTED CIRCUIT CARDS

NO. A52602 THROUGH **A65089**)

REPORTING OF ERRORS

You **can** improve this bulletin by recommending improvements using DA Form 2028-2. Fill out the form and forward it to the Commander, US Army Communications and Electronics Material Readiness Command, **ATTN:** DRSEL-ME-MQ, Fort Monmouth, NJ 07703.

A reply will be furnished directly to you.

1. Purpose. This technical bulletin provides supplementary instructions in the form **of** test programs and associated data for troubleshooting AUTODIN printed circuit cards No. A52062 through A65089, using Test Set, Integrated Circuit Card Tester AN/USM-371 and AN/USM-371A.

In this bulletin, the following test sets are referenced by the indicated manufacturer's model number:

Nomenclature	Model Number
AN/USM-371	Model ICT-102
AN/USM-371A	Model ICT-103

2. Test Procedures. Refer to the general instructions to become familiar with the basic data required for troubleshooting the faulty printed circuit card. Locate the schematic diagram and test data that pertain to **the** faulty card. Operate the test set to isolate the fault as described in the operating procedures.

Dynatronics Products

**PC CARD TEST PROGRAMS
for the
MODEL ICT-102 and ICT-103
PRINTED CIRCUIT CARD TESTER**

PROGRAM MANUAL

**INTEGRATED CIRCUIT CARD TEST SET
AN/USM-371 and AN/USM-371A
used for
AUTODIN PC CARDS A52602 through A65089**

**GENERAL DYNAMICS
*Electro Dynamic Division***

LIST OF EFFECTIVE PAGES

TOTAL NUMBER OF PAGES IS 143 AS FOLLOWS.

<i>Page No.</i>	<i>Issue</i>	<i>Page No.</i>	<i>Issue</i>	<i>Page No.</i>	<i>Issue</i>	<i>Page No.</i>	<i>Issue</i>
Title	Original						
A	Original						
i through iii/iv.....	Original						
1 through 137	Original						

68

* The asterisk indicates pages revised, added or deleted by the current change.

TABLE OF CONTENTS

	Page
General Description	
Card Tester Schematic or Logic Diagram Markings.	
Card Tester Waveform Markings	
Model ICT-102 Operating Procedures	
Model ICT-103 Operating Procedures	
Special Considerations	
Jumpers	8
+5V EXT Power Supply Adjustment	8
Printed Circuit Card Adapters	10
Printed Circuit Card Adapter MX-9089/USM-371	11
Printed Circuit Card Adapter MX-9090/USM-371	12
Printed Circuit Card Adapter MX-9091/USM-371	13
Printed Circuit Card Adapter MX-9092/USM-371	14
Printed Circuit Card Adapter MX-9093/USM-371	15
Printed Circuit Card Adapter MX-9094/USM-371	16
Printed Circuit Card Adapter MX-9095/USM-371	17
Printed Circuit Card Adapter MX-9096/USM-371	18
Printed Circuit Card Adapter MX-9097/USM-371.....	19
Printed Circuit Card Assembly Numbers	20-137
A52602	20,21
A52606	22,23,24,25
A52610	26,27
A52614	28,29,30,31

TABLE OF CONTENTS (CONT'D)

	Page
A52622	32,33,34,35
A52630	36,37
A52634	38,39,40,41
A52638	42,43,44,45
A52646	46,47
A52657	48,49
A52668	50,51
A52672	52,53
A52676	54,55
A52710	56,57,58,59
A52734	60,61,62,63
A52762	64,65,66,67
A52766	68,69,70,71
A52774	72,73
A53418	74,75
A53434	76,77
A53506	78,79
A53510	80,81
A53584	82,83
A53721	84,85
A53725	86,87
A65001	88,89
A65005	90,91,92,93
A65009	94,95,96,97
A65013	98,99

TABLE OF CONTENTS (CONT'D)

A65025	
A65029	
AS5033	
A65037	110, 111
A65041	112,113,114,115
A65045	116,117,118,119
A65C49	120,121
A65053	122, 123, 124, 125
A65037	126,127
A65061	128,129
A65081	130,131
A65085	132,133,134,135
A65089	136,137

LIST OF ILLUSTRATIONS

Figure		Page
1	Printed Circuit Card Testers (100 Series)	1
2	Model ICT-102 Waveform Sheet Example	4
3	Model ICT-103 Waveform Sheet Example	6
4	Typical RC Network	9
5	Voltage Tolerance Versus Time Delay Chart	9
6	Printed Circuit Card Adapter MX-9089/USM-371	11
	(23 Pin Anelex)	
7	Printed Circuit Card Adapter MX-3090/USM-371	12
	(44/48 Pin Anelex)	
8	Printed Circuit Card Adapter MX-9091/USM-371	13
	(22 Pin SN-394 Red)	
9	Printed Circuit Card Adapter MX-9092/USM-371	14
	(26 Pin SN-394 Black)	
10	Printed Circuit Card Adapter MX-9093/USM-371	15
	(22 Pin MD-674)	
11	Printed Circuit Card Adapter MX-9094/USM-371.....	16
	(43/86 Pin FGC)	
12	Printed Circuit Card Adapter MX-9095/USM-371	17
	(60 Pin TCU)	
13	Printed Circuit Card Adapter MX-9096/USM-371	18
	(46 Pin GDE)	
14	Printed Circuit Card Adapter MX-9097/USM-371	19
	(25 Pin FGC)	


LIST OF TABLES

Table		Page
1	Printed Circuit Card Adapters	10
2	Printed Circuit Card Adapter MX-9089/USM-371 Pin Cross Reference	11
3	Printed Circuit Card Adapter MX-9090/USM-371 Pin Cross Reference	12
4	Printed Circuit Card Adapter MX-9091/USM-371 Pin Cross Reference	13
5	Printed Circuit Card Adapter MX-9092/USM-371 Pin Cross Reference	14
6	Printed Circuit Card Adapter MX-9093/USM-371 Pin Cross Reference	15
7	Printed Circuit Card Adapter MX-9094/USM-371 Pin Cross Reference	16
8	Printed Circuit Card Adapter MX-9095/USM-371 Pin Cross Reference	17
9	Printed Circuit Card Adapter MX-9096/USM-371 Pin Cross Reference	18
10	Printed Circuit Card Adapter MX-9097/USM-371 Pin Cross Reference	19

GENERAL DESCRIPTION


Dynatronics Printed Circuit Card Tester models ICT-102 and ICT-103 provide the capability for dynamically testing virtually any logic family on a visual basis. Punched Hollerith cards contain individual programs which eliminate elaborate test hook-ups normally found during testing operation. No external test equipment is necessary because complete dynamic tests are performed by the Card Tester each time an individual program card is inserted into the card reader. All conditions (signal generation, power distribution, grounding, loading, test rates, etc.) are controlled by the program card and all circuits are fully tested by following a simple set of instructions and observing the GO/NO-GO and FAULT indicator lamps on the front panel. These instructions are provided in the following paragraphs.

Differences in the two models (ICT-102 and ICT-103) are illustrated in figure 1. Basically the card testers function alike with the main differences being in operator switch setting procedures. The model ICT-102 Card Tester uses rotary switches for selecting circuit under test output signal GO/NO-GO test parameters whereas the model ICT-103 Card Tester features pushbuttons in place of the rotary switches. Individual card test documentation provided in this manual can be used for either model Card Tester.



-9518

MODEL ICT-102 CARD TESTER



-9687


MODEL ICT-103 CARD TESTER

Figure 1. Printed Circuit Card Testers (100 Series)

GENERAL DESCRIPTION


Dynatronics Printed Circuit Card tester models ICT-102 and ICT-103 provide the capability for dynamically testing virtually any logic family on a visual basis. Punched Hollerith cards contain individual programs which eliminate elaborate test, hook-ups normally found during testing operations. No external test equipment is necessary because complete dynamic tests are performed Tester each time an individual program card is inserted into the card reader. All conditions (signal generation, power distribution, grounding, loading, test rates, etc.) are controlled by the program card and all circuits are fully tested by following a simple set of instructions and observing the GO/NO-GO and FAULT indicator lamps on the front panel. These instructions are provided in the following paragraphs.

Differences in the two models (ICT-102 and ICT-103) are illustratea in figure 1. Basically the card testers function alike with the main differences being in operator switch setting procedures. The model XT-102 Card Tester uses rotary switches for selecting circuit under test output signal GO/NO-GO test parameters whereas the model ICT-103 Card Tester features pushbuttons in place of the rotary switches. Individual card test documentation provided in this manual can be used for either model Card Tester.



-9618

MODEL ICT-102 CARD TESTER



-9682

MODEL ICT-103 CARD TESTER

Figure 1. Printed Circuit Card Testers (100 Series)

Each schematic or logic diagram associated with individual programmed cards are marked such that pertinent information related to signal routing, power distribution, and other test requirements are readily available to the test technician. Markings and symbols normally found on schematic or logic diagrams are listed below:

a. Parenthesis - Used to enclose test information such as pin numbers and test signals generated by the card tester and routed to the card-under-test via the card reader, i. e. , (4) indicates that this pin connects to the card tester CARD IN TEST connector, pin 4; (+CO) indicates that test signal +CO is connected to the card-under-test via the card reader.

b. Symbol **H** - Placed adjacent to schematic wiring which remain at a high logic level throughout the test. A high logic level is defined as the upper level of the signal voltage levels.

c. Symbol **L** - Placed adjacent to schematic wiring which remain at a low logic level throughout the test. A low logic level is defined as the lower level of the signal voltage levels.

Note

All points not labeled **H** or **L** are dynamic i.e., are switching during the test.

d. ~~.....~~ This symbol indicates input or output lines which are not tested by the card tester test program. On cards which are tested by two programs, the symbol indicates that the input or output line is not tested by either program.

e. (GRD) Symbol - Indicates that DC power ground from the card tester is applied to the card-under-test at this point,

f. (+Vcc) Symbol - Independent +5 ±0.5 volt power supply internal to the card tester used for supplying +Vcc to the card-under-test via the card test program. This power supply, +5 EXT, is adjusted from the rear panel of the card tester.

g. ±V, +V, -V Symbols - These symbols indicate which of the three programmable power supplies are connected to the card-under-test. The output voltage values for the programmable power supplies are located on the waveform sheet in the TEST PARAMETERS table.

h. (NC) Symbol - Indicates that there is no connection made between the referenced point on the card-under-test and the card tester.

These markings are located on the schematic drawings where applicable and are defined in the TEST LEGEND contained on each schematic. Definitions for the above markings apply to both the ICT-102 and ICT-103 Card Testers.

CARD TESTER WAVEFORM MARKINGS

Several symbols are used on the waveform charts to indicate special procedures required while testing a particular printed circuit card. These symbols and/or special instructions are located in the notes at the bottom of each waveform chart. Before proceeding with any test it is required that the notes be read 2-3 special instructions be carried out. For example, the notes may indicate that the Card Tester +5 volt external power supply be adjusted to +4.5 volts prior to testing the printed circuit card in question. In this case the printed circuit card could be damaged if the power supply had been adjusted to +5.5 volts for the preceding test. Typical notes and symbols are described below:

- a. Asterisk * Symbol - This symbol when placed adjacent to a pin number (either input or output pin) on the waveform chart indicates that the signal on that pin is inverted with respect to the waveform shown. Typically these symbols are located in the INPUT PINS and OUTPUT PINS columns of the waveform chart.
- b. # Symbol - Indicates that no further edges are present in the output signal under test and the output is tested according to the steps for the model of Card Tester in use.
- c. Encircled Output Pins - Encircled output pins are **the** more significant outputs that when tested check the majority of the circuits on the card-under-test. These output pins should be tested first to determine the general status of the card being tested. For example, when testing a multiple stage shift register with individual stages brought out on pins, the last stage of the shift register would be encircled and tested before the individual stages were tested. In this manner it is determined that the card is functionally operational after checking a single output pin.

MODEL ICT-102 OPERATING PROCEDURES

Following **is** the step-by-step procedure for performing dynamic test analysis on printed circuit cards programmed for the model ICT 102 Card Tester. These instructions pertain to all printed circuit cards; specific instructions peculiar to individual printed circuit cards undergoing tests are listed as notes on the appropriate waveform sheet. Waveform sheets for individual printed circuit cards are contained in this volume. Before proceeding with any test, the operator must read the notes contained on the waveform sheet and follow any specific instructions first. In addition the necessary card adapters, card extender cables, and programmable load boards should be inserted in the Card Tester to accommodate the card to be tested. The steps listed below provide the necessary information for successful diagnostic testing of all printed circuit cards programmed for testing with the ICT-102.

- a. Refer to the appropriate card under test schematic or logic diagram and corresponding waveform sheet. On the waveform sheet, locate the notes and follow the instructions pertinent to the operator. Typically, the notes are located along the bottom edge of the waveform sheet.
- b. Insert the PC card adapter and/or extender cable (if required) into the CARD IN TEST connector on the front panel of the Card Tester.
- c. Insert the printed circuit card to be tested into the card adapter with the component side facing up.
- d. Locate the corresponding card under test program card and insert it into the card reader slot as depicted on the front panel of the Card Tester. Push the program card into the card reader slot until there is a noticeable resistance felt against the test card. Move the card reader handle clockwise until it is in the full closed position.




Figure 2. Model ICT-102 Waveform Sheet Example

Note

When initially energized, the Card Tester INPUT FAULT indicator is illuminated. Resetting the Card Tester should clear the INPUT FAULT indicator. If the INPUT FAULT indicator is not extinguished after resetting the Card Tester, a true input fault is present in the card-under-test and should be corrected before continuing.

e. Select the output pin to be tested on the front panel IN/OUT SELECTOR switches (S2 and S3). Figure 2 shows a typical example of an output pin (pin 16) and its location on the waveform chart.

f. Set WAVEFORM TEST switch A to the first number shown under the SWITCH SETTING heading which corresponds to the selected output pin on the waveform chart. As shown in figure 2, the number 1 would be selected by switch A.

g. Place WAVEFORM TEST switch B to the first number adjacent to SWITCH SETTING B which corresponds to the selected output pin.

h. Observe the three TEST indicators on the front panel and determine the outcome of the circuit being tested. The two possible indications are explained below:

1. GO indicator lights green - circuit being tested checks good for this measurement and the operator should continue with the next step.

2. NO-GO indicator lights red - circuit being tested does not **meet the** output requirements for the programmed test. Recheck the switch settings to ensure that there has been no operator **error** and then make the necessary notations on the card in test paper work for follow-up maintenance.

i. Place WAVEFORM TEST switches A and B to the next pair of SWITCH SETTINGS, shown on the waveform chart, and observe the TEST indicators as in the previous step, Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO,

ate

A # symbol in the last "B" switch setting position indicates that a NO-GO indication should be observed for all "B" switch settings (1 through 12). A GO indication in any of these positions indicates a malfunction (more edges than required).

j. Change both IN/OUT SELECTOR switches to the next output pin number located on the waveform char, either adjacent to the output just tested or, if there is no adjacent number, to the next output pin number directly below the output pin just tested.

k. Place WAVEFORM TEST switches A and B to each pair of corresponding SWITCH SETTING numbers. Continue this procedure until all settings for a given output Pin have been carried out and all test indications have been GO. Repeat

steps (j .) and (k.) Until all output pins **and corresponding** SWITCH SETTINGS have been tested.

1. Rotate the card reader handle **counter-clockwise to the full open position**, remove the Program card from the card reader slot and insert the test card into the appropriate plastic card holder.

m. Determine whether or not the card under test requires additional testing using another program test card. **If** additional testing is required, repeat steps (a .) through (m.) for the additional test (s) . If **no** further testing is required, remove the tested printed circuit card from the card adapter.

MODEL ICT-103 OPERATING PROCEDURES

Following is the step-by-step procedure for performing dynamic test analysis on printed circuit cards programmed for the model ICT-103 Card Tester. These instructions pertain to all printed circuit cards: specific instructions peculiar to individual printed circuit cards undergoing tests are listed as notes on the appropriate waveform sheet. Waveform sheets for individual printed circuit cards are contained in this volume. Before proceeding with any test, the operator must read the notes contained on the waveform sheet and follow any specific instructions first. In addition the necessary card adapters, card extender cables, and programmable load boards should be inserted in the Card Tester to accommodate the card to be tested. The steps listed below provide the necessary information for successful diagnostic testing of all printed circuit cards programmed for testing with the ICT-103.

- a. Refer to the appropriate card under test schematic or logic diagram and corresponding waveform sheet. On the waveform sheet, locate the notes and follow the instructions pertinent to the operator. Test notes are normally located along the bottom edge of the waveform sheet.
- b. Insert the PC card adapter and/or extender cable (if required) into the CARD IN TEST connector on the front panel of the Card Tester.
- c. Insert the printed circuit card to be tested into the card adapter with the component side facing up.
- d. Locate the corresponding card-under-test program card and insert it into the card reader slot as depicted on the front panel of the Card Tester. Push the program card into the card reader slot until there is a noticeable resistance felt against the test card. Move the card reader handle clockwise until it is in the full closed position.




Figure 3. Model ICT-103 Waveform Sheet Example

Note

If the INPUT FAULT indicator is lit, press the RESET switch. If the INPUT FAULT indicator is not extinguished after resetting the Card Tester, a true input fault is present in the card-under-test and should be corrected before continuing.

e. Select the output pin to be tested on the front panel IN/OUT SELECTOR switches (S2 and S3). Figure 3 shows a typical example of an output pin (pin 16) and its location on the waveform chart.

f. WAVEFORM TEST "A" display should read 0 (left digit blank). If the "A" display does not read zero, press the reset switch/indicator.

g. Press the WAVEFORM TEST "B" switch corresponding to the first number adjacent to SWITCH SETTING B (figure 3) which corresponds to the selected output pin (switch number 7 in this example). WAVEFORM TEST display "A" changes to (01).

h. Observe the three TEST indicators on the front panel and determine the outcome of the circuit being tested. The two possible indications are explained below:

1. GO indicator lights green - circuit being tested checks good for this measurement and the operator should continue with the next step.

2. NO-GO indicator lights red - circuit being tested does not meet the output requirements for the programmed test. Recheck the switch settings to ensure that there has been no operator error and then make the necessary notations on the card in test paper work for follow-up maintenance.

i. Press WAVEFORM TEST switch B which corresponds to the next B SWITCH SETTING, shown on the waveform chart, and observe the TEST indicators as in the previous step. Each time a B switch is pressed the A display is incremented one count. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO.

j. Change both IN/OUT SELECTOR switches to the next output pin number located on the waveform chart either adjacent to the output just tested or, if there is no adjacent number, to the next output pin number directly below the output pin just tested.

Note

A # symbol in the last "B" switch setting position indicates that GO test result should occur after "B" switch "#" is depressed. If a NO-GO indication is observed after pressing "B" switch "#", the circuit being tested has malfunctioned.

k. Press WAVEFORM TEST switch B for each pair of corresponding SWITCH SETTING numbers. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO. Repeat steps (j.) and (k.) until all output pins and corresponding SWITCH SETTINGS have been tested.

SPECIAL CONSIDERATIONS

1. Rotate the card reader handle counter-clockwise to the **full open position**, **remove the program card** from the card reader slot and **insert the test card into the appropriate plastic card holder.**

m. Determine whether or not the card under test requires **additional testing using** another program test card. If additional testing **is required, repeat steps** (a .) through (m.) for the additional test (s). If no further testing is required, remove the tested printed circuit card from the card adapter.

Note

In some instances, the GO/NO-GO test documentation may skip "A" display counts to enable the operator to ignore "don't care" transitions in the waveform under test. For example, consider the following:

A	1	2	3	4	5	6	7
B	6	9	NT	NT	3	6	10

Where NT = NO TEST

The operator would press the "B" switches in the following sequence: B-6 A=1), B-9 (A=2), B-3 three times (steps A to count 5) B-6 (A=6), B-10 A = 7.

JUMPERS

Jumpers are required occasionally while performing tests on printed circuit cards for bypassing passive components or otherwise routing DC voltages within the card-under-test. These jumpers should be carefully placed on the card-under-test prior to inserting the program card (energizing the Card Tester) into the Card Tester and should be checked to ensure proper placement. Information concerning placement of jumpers is located in the notes at the bottom of the appropriate waveform test diagram and on the schematics or logic diagrams.

+5 EXT POWER SUPPLY ADJUSTMENT

Four power supply output voltages are available in the Card Tester which can be applied to the card-under-test. Three of these power supplies are controlled by the program test card and the fourth, the +5 Volt EXT power supply, is adjusted by the operator according to the individual test programs. When adjusting the +5V EXT power supply to accommodate different printed circuit card families, care should be taken to adjust the output voltage within ± 100 millivolts of the recommended voltage. Exceeding the 100 millivolt tolerance can cause erroneous readings on the Card Tester GO/NO-GO indicators, as described below.

Erroneous readings caused by maladjusted power supply voltages is normally due to the RC timing circuits present on many cards. A large voltage variation in either direction will cause a significant change in the **duration of** the timed interval, and may result in an erroneous "B" switch count. This phenomena is illustrated in Figure 4, along with the timing variations imposed by the tolerances on the resistor and capacitor values. The curves were generated for the circuit shown in figure 4. The switching threshold of gate Y was found




Figure 4. Typical RC Network

to remain nearly constant at approximately 2.0 volts as the supply voltage was varied from 4.50 to 5.00 volts.

It is seen in Figure 5 that with $V_{cc} = 4.75$ and nominal RC values, Gate Y will switch 1.68 used after the output of Gate X goes to the high state. With $V_{CC} = 5.00$ and the resistor and capacitor values at the low end of the tolerance range, Gate Y will delay 1.43 used before switching. With $V_{cc} = 4.50$ and the timing components at the high end of the tolerance range, Gate Y will delay 2.05 used before switching. Thus, it is seen that for curves A and B, a "B" switch count of 2 would be obtained: while an erroneous "B" switch count of 3 would be obtained for the conditions represented by curve C.




Figure 5. Voltage Tolerance Versus Time Delay Chart

For cases where the time delay circuit is isolated from other circuitry it would usually be possible to program around the problem discussed above. However on many cards, several timing circuits operate in series such that while one programming technique may provide a wide margin of safety for one circuit in the series, it may reduce the margin of safety for another timing circuit in the series. Therefore it is desirable to reduce the magnitude of error of the controllable variables such as supply voltage which determine the duration of the timed intervals.

Note

The above conditions also affect the pulse duration of slivers (spikes) noted in some program waveforms. These spikes are not tested by the Card Tester (too narrow for detection) and are not critical with respect to the logic circuit operation. In most cases the spikes are less than 10 nanoseconds in duration and in some cases are hardly discernable from one Card Tester to the next.

PRINTED CIRCUIT CARD ADAPTERS

Several printed circuit card adapters are available to interconnect between the Card Tester and various printed circuit card families contained in this manual. Following is a cross-reference table of the individual card adapters and associated printed circuit card family. Pin number cross-reference and card adapter identification for individual PC card adapters are provided in the following tables and illustrations .

Table 1. Printed Circuit Card Adapters

DYNATRONICS PART NO.	MILITARY NOMENCLATURE	ADAPTS CARD TESTER TO:
12-890051	MX-9089/USM-371	23 Pin Anelex
12-890052	MX-9090/USM-371	44/88 Pin Anelex
12-890053	MX-9091/USM-371	22 Pin SN-394 (RED)
12-890054	MX-9092/USM-371	26 Pin SN-394 (BLACK)
12-890056	MX-9093/USM-371	22 Pin MD-674
12-890059	MX-9094/USM-371	43/86 Pin FGC
12-890055	MX-9095/USM-371	60 Pin TCU
12-890050	MX-9096/USM-371	46 Pin GDE
12-890058	MX-9097/USM-371	25 Pin FGC

PRINTED CIRCUIT CARD ADAPTERS MX-9089/USM-371

Table 2. Printed Circuit Card Adapter MX-9089/USM-371
Pin Cross Reference

ADAPTER MX-9089/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9089/USM-371	CARD TESTER PIN NUMBER
1	46	12	35
2	45	13	34
3	44	14	33
4	43	15	32
5	42	16	31
6	41	17	30
7	40	18	29
8	39	19	28
9	38	20	27
10	37	21	26
11	36	22	25
		23	24




Figure 6. Printed Circuit Card Adapter MX-9089/USM-371
(23 Pm Anelex)

PRINTED CIRCUIT CARD ADAPTERS MX-9090/USM-371

Table 3. Printed Circuit Card Adapter MX-9090/USM-371
Pin Cross Reference

ADAPTER MX-9090/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9090/USM-371	CARD TESTER PIN NUMBER
1	55	23	36
2	53	24	34
3	51	25	32
4	49	26	30
5	47	27	28
6	45	28	26
7	43	29	24
8	41	30	22
9	39	31	20
10	37	32	18
11	35	33	16
12	33	34	14
13	31	35	12
14	29	36	10
15	52	37	8
16	50	38	6
17	48	39	4
18	46	40	2
19	44	41	54
20	42	42	
21	40	43	30
22	38	44	




Figure 7. Printed Circuit Card Adapter MX-9090/USM-371
(44/88 Pin Anelex)

PRINTED CIRCUIT CARD ADAPTERS MX-9091/USM-371

Table 4. Printed Circuit Card Adapter MX-9091/USM-371
Pin Cross Reference

ADAPTER MX-9091/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9091/USM-371	CARD TESTER PIN NUMBER
1	22	12	11
2	21	13	10
3	20	14	9
4	19	15	8
5	18	16	7
6	17	17	6
7	16	18	5
8	15	19	4
9	14	20	3
10	13	21	2
11	12	22	1




Figure 8. Printed Circuit Card Adapter MX-9091/USM-371
22 Pm SN-394 (Red)

PRINTED CIRCUIT CARD ADAPTERS MX-9092/USM-371

Table 5. Printed Circuit Card Adapter MX-9092/USM-371
Pm Cross Reference

ADAPTER MX-9092/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9092/USM-371	CARD TESTER PIN NUMBER
1	52	29	26
2	51	30	25
3	50	31	24
4	49	32	23
5	48	33	22
6	47	34	21
7	46	35	20
8	45	36	19
9	44	37	18
10	43	38	17
11	42	39	16
12	41	40	15
13	40	41	14
14	39	42	13
15	38	43	12
16	37	44	11
17	36	45	10
18	35	46	9
19	34	47	8
20	33	48	7
21	32	49	6
22	31	50	5
23	30	51	4
24	29	52	3
25	28	53	2
26	27	54	1




Figure 9. Printed Circuit Card Adapter MX-9092/USM-371
26 Pin SN-394 (Black)

PRINTED CIRCUIT CARD ADAPTERS MX-9093/USM-371

Table 6. Printed Circuit Card Adapter MX-9093/USM-371
Pin Cross Reference

ADAPTER MX-9093/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9093/USM-371	CARD TESTER PIN NUMBER
A	1	N	12
E	2	P	13
C	3	R	14
D	4	S	15
E	5	T	16
F	6	U	17
H	7	V	18
J	8	W	19
K	9	X	20
L	10	Y	21
M	11	Z	22

#G, I, O, Q - omitted




Figure 10. Printed Circuit Card Adapter MX-9093/USM-371
22 Pin MD-674

PRINTED CIRCUIT CARD ADAPTERS MX-9094/USM-371

Table 7. Printed Circuit Card Adapter MX-9094/USM-371
Pin Cross Reference

ADAPTER MX-9094/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9094/USM-371	CARD TESTER PIN NUMBER
1	1	45	23
3	2	47	24
5	3	49	25
7	4	51	26
9	5	53	27
11	6	55	28
13	7	57	29
15	8	59	30
17	9	61	31
19	10	63	32
21	11	65	33
23	12	67	34
25	13	69	35
27	14	71	36
29	15	73	37
31	16	75	38
33	17	77	39
35	18	79	40
37	19	81	41
39	20	83	42
41	21	85	43
43	22		





Figure 11. Printed Circuit Card Adapter MX-9094/USM-371
13/86 Pm FGC

PRINTED CIRCUIT CARD ADAPTERS MX-9095/USM-371

Table 8. Printed Circuit Card Adapter MX-9095/USM-371
Pin Cross Reference

ADAPTER MX-9095/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9095/USM-371	CARD TESTER PIN NUMBER
1	56	31	54 (+5V)
2	51	32	No connection
3	No connection	33	55
4	49	34	53
5	47	35	52
6	45	36	50
7	43	37	48
8	41	38	46
9	39	39	44
10	37	40	42
11	35	41	40
12	33	42	38
13	31	43	36
14	29	44	34
15	27	45	32
16	25	46	30
17	23	47	28
18	21	48	26
19	19	49	24
20	17	50	22
21	15	51	20
22	13	52	18
23	11	53	16
24	9	54	14
25	7	55	12
26	5	56	10
27	3	57	8
28	No connection	58	6
29	No connection	59	4
30	1	60	2



.9678

Figure 12. Printed Circuit Card Adapter MX-9095/USM-371
60 Pin TCU

PRINTED CIRCUIT CARD ADAPTERS MX-9096/USM-371

Table 9. Printed Circuit Card Adapter MX-9096/USM-371
Pin Cross Reference

ADAPTER MX-9096/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9096/USM-371	CARD TESTER PIN NUMBER
*1	55	A	56 (GRD.)
*2	53	B	54(+4.75V)
3	51	C	52
4	49	D	50
5	47	E	48
6	45	F	46
7	43	H	44
8	41	J	42
9	39	K	40
10	37	L	38
11	35	M	36
12	33	N	34
13	31	P	32
14	29	R	30
15	27	S	28
16	25	T	26
17	23	U	24
18	21	V	22
19	19	W	20
20	17	X	18
21	15	Y	16
22	13	Z	14
23	11	AA	12

* If these pins are Power/GRD they are tied to +4.5V/GRD on Autodin Card itself.




Figure 13. Printed Circuit Card Adapter MX-9096/USM-371
16 Pm GDE

PRINTED CIRCUIT CARD ADAPTERS MX-9097/USM-371

Table 10. Printed Circuit Card Adapter MX-9097/USM-371
Pin Cross Reference

ADAPTER MX-9097/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9097/USM-371	CARD TESTER PIN NUMBER
1	25	13	13
2	24	14	12
3	23	15	11
4	22	16	10
5	21	17	9
6	20	18	8
7	19	19	7
8	18	20	6
9	17	21	5
10	16	22	4
11	15	23	3
1	14	24	2
		25	1





Figure 14. Printed Circuit Card Adapter MX-9097/USM-371
25 Pin FGC


9680



7-6-71 J.N.

P.C. Assembly A52602
 P.C. Logic A52601

Doc. No. 23-1101-11




A52602-031 DOC. NO. 23-1101-11

TEST PARAMETERS			
V _{cc}	+4.5V	V _{in}	+4.5V
±V	---	LOAD REF V	GRD
+V	---	CLK	1μS
-V	---	BIT CLK	+OSC

ROW ASSIGNMENT	
10	---
1	+B4
2	+B5
3	+B6
4	+C5
5	+S1
6	-B4
7	-B5
8	-B6
9	-C6

OUTPUT PINS (TEST POINTS)	SWITCH SETTING												
	A	1	2	3	4	5							
13	A	1	2	3	4	5							
	B	1	7	4	10	#							
17	A	1	2	3	4	5							
	B	11	6	3	9	2							
19	A	1	2	3	4	5							
	B	10	5	2	8	#							
21	A	1	2	3	4	5							
	B	9	4	1	7	#							
47	A	1	2	3	4	5							
	B	8	3	11	6	#							
52	A	1	2	3	4	5							
	B	7	2	10	5	#							
43	A	1	2	3									
	B	6	1	#									
41	A	1	2	3	4	5	6	7	8	9	10	11	12
	B	1	7	10	5	8	3	6	1	4	10	2	8
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												




COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. *RD REF

NOTES:


1. * DENOTES INVERTED SIGNAL.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
3. IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.

7-6-71 J.N



P.C. Assembly A52606-001

P.C. Logic A52605





NOTES:

- * DENOTES INVERTED INPUT.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY AND SHOULD BE GO/NO-GO TESTED FIRST.

A52606 DOC. NO. 23 1102-12

7-6-71 JN





A52606 DOC. NO. 23-1102-22

TEST PARAMETERS			
V _{cc}	+4.75V	BIB	11-25V
ΔV	---	LOAD	GRD
ΔV	---	REF	V
ΔV	---	CLK	1 U SEC
ΔV	---	REF CLK	+OSC


ROW ASSIGNMENT	
10	+4.75V (NOTE 2)
1	CPM BUS
2	+S1
3	+C0
4	+B0
5	+B1
6	+C6
7	---
8	---
9	---

OUTPUT PINS (TEST POINTS)	SWITCH SETTING	+CO REF
Z20-2	A	
	B	
Z5-10	A	
	B	
27	A	1 2 3
	B	3 7 9
41	A	1 2 3 4 5 6 7 8 9 10 11 12
	B	3 11 4 11 5 10 4 9 3 6 10 3
39	A	1 2 3 4 5 6 7 8 9 10 11 12
	B	3 6 4 3 10 7 4 1 4 3 2
29	A	1 2 3 4 5 6 7 8 9 10 11 12
	B	5 3 7 1 3 1 5 10 1 10 3 8
26	A	1 2 3 4 5 6 7
	B	3 1 1 10 10 8 #
25	A	1 2 3 4 5
	B	1 1 10 8 #
17	A	1 2 3
	B	1 8 #
23	A	1 2 3
	B	1 8 #
46	A	1 2 3 4 5 6 7 8 9 10 11 12
	B	1 9 6 3 11 8 5 2 10 7 4 1
Z7-2	A	
	B	
Z27-2	A	
	B	
Z21-10	A	1 2 3 4 5 6 7 8 9 10 11 12
	B	3 9 6 3 11 8 5 2 10 7 4 1
21	A	1 2 3 4 5
	B	8 9 4 5 #
33	A	1 2 3 4 5
	B	5 6 1 2 #
35	A	1 2 3 4 5
	B	1 2 8 9 #
32	A	1 2 3 4 5
	B	1 2 8 9 #


COPYRIGHT 1971 GENERAL DYNAMICS CORP PRINTED IN U S A + BO REF

NOTES:

1. ASTERISK INDICATES SIGNAL INVERTED BY PROGRAMMING.
2. +4.75V ON PINS 13,19,44,52.
3. PINS 26 AND 40 TIED TOGETHER BY TEST PROGRAM.
4. IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.




7-6-71 JN



A52609

7-6-71 JN



NOTES:

- 1. * DENOTES INVERTED INPUT.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.


A52610-001 DOC. NO. 23-1103-11

7-6-71 JN

REVISED FOR FINAL DESIGN	DATE	BY
REVISED FOR REV. A	10/17/58	J. M. ...
REVISED FOR REV. B		
REVISED FOR REV. C		
REVISED FOR REV. D		
REVISED FOR REV. E		
REVISED FOR REV. F		
REVISED FOR REV. G		
REVISED FOR REV. H		
REVISED FOR REV. I		
REVISED FOR REV. J		
REVISED FOR REV. K		
REVISED FOR REV. L		
REVISED FOR REV. M		
REVISED FOR REV. N		
REVISED FOR REV. O		
REVISED FOR REV. P		
REVISED FOR REV. Q		
REVISED FOR REV. R		
REVISED FOR REV. S		
REVISED FOR REV. T		
REVISED FOR REV. U		
REVISED FOR REV. V		
REVISED FOR REV. W		
REVISED FOR REV. X		
REVISED FOR REV. Y		
REVISED FOR REV. Z		

TEST LEGEND AS APPLICABLE


- ICT — PIN NOS AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
- (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST
- (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
- ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.e., ARE SWITCHING DURING TEST
- /// INDICATES UNTESTED INPUT/OUTPUT LINES



NOTES:
 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATION PREFIX WITH UNIT NUMBER OR SUBASSEMBLY DESIGNATION (E.g., REF DWG. MECH ASSY - A5264-001)

SEE SEPARATE PE	
DESIGNED BY	DATE
CHECKED BY	DATE
APPROVED BY	DATE
TESTED BY	DATE
REVISIONS	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	

7-6-7' JW




NOTES:

- *DENOTES INVERTED INPUT.
- VCC (+5 EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- PINS 11,17,21,23,29 & 37 TIED TO GROUND.
- PINS 13,15,19,25,27 & 39 TIED TO +4.75VDC.

A52614 DOC. NO. 23-1104-12

7-6-71 JN




P.C. Assembly A52614-001

P.C. Logic A52613

Doc Co. 23-1104-22

7-6-71 JN




TEST PARAMETERS

V _{cc}	+4.75	S ₁₃	A6
+V		LOAD REF V	GRD
+V		CLK	1 μ SEC
-V		REF CLK	OSC

ROW ASSIGNMENT

10	+A75V
1	+B1
2	+B2
3	+B3
4	+B4
5	GRD
6	+B5
7	+B6
8	-B
9	+B0


OUTPUT PINS (TEST POINTS)	SWITCH SETTING		+CO REF
Z14-10	A		
	B		
6-10	A		
	B		
Z9-10	A		
	B		
Z19-10	A		
	B		
Z18-10	A		
	B		
Z21-10	A		
	B		
(⊕)	A	1 2 3 4	
	B	9 11 7 9	
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		



COPYRIGHT 1971 GENPRAL DYNAMICS CORP PRINTED IN U S A • 80 REF

- NOTES:
- * DENOTES INVERTED INPUT.
 - VCC (+5 EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
 - PINS 28, 35, 38, 41, 50 & 51 ARE TIED TO GROUND.
 - PINS 32, 3 36, 43, 48 & 49 ARE TIED TO +4.75VDC.


7-6-71 JN



P.C. Assembly A52622-001

P.C. Logic A52621

Doc. No. 23-1105-12



TEST PARAMETERS

V _{CC}	+4.75	SIG	V
V _{EXT}		LOAD	V
V _{EXT}		CLK	1 μSEC
V _{EXT}		BT CLK	+OSC

ROW ASSIGNMENT


10	
11	
2	B6
3	B5
4	B4
5	C5
6	C1
7	C2
8	C3
9	C4

NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.


A52622-001 DOC. NO. 23-1105-12

7-6-71 JN



P.C. Assembly AS2622-001

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52



A52622-001 DOC. NO. 23-1105-22

7-6-71 JN

TEST PARAMETERS			
+V _{EXT}	4.75	SIG	0 ₂ -VCC
+V		REF V	GND
+V		CLK	1 ₂ -000
-V		WT CLK	+OSC


ROW ASSIGNMENT	
10	
1	
2	B5
3	B5
4	B4
5	C5
6	C1
7	C2
8	C3
9	C6


OUTPUT PINS (TEST POINTS)	SWITCH SETTING	+CO REF
43	A 1 2 3 4 5 6 7 8 9 10 B 7 8 10 9 2 7 9	
35	A 1 2 3 4 5 6 7 8 9 B 7 5 2 8 1 3 11 6 4	
45	A 1 2 3 4 5 6 7 B 2 3 7 1 5	
36	A 1 2 3 4 5 6 7 B 7 4 6 8 10 5 6	
(13)	A 1 2 3 4 5 6 7 8 9 B 2 3 7 8 10 5 9 11	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	

COPYRIGHT 1971 GENERAL DYNAMICS CORP PRINTED IN U S A + BO REF

NOTES:

- * DENOTES INVERTED INPUT.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.





P.C. Assembly A52631

7-6-71 JN


TEST PARAMETERS:

V _{cc}	+4.75V	SUB	V _{CC}
+V		LOAD	REF. V
+V		CLK	42 µsec
-V		BIT CLK	+CLK

ROW ASSIGNMENT:

10	
11	
12	
13	
14	+B4
15	
16	
17	
18	
19	


OUTPUT PINS (TEST POINTS)	SWITCH SETTING		+CO REF
18 46 13 3 ⁵ 22 24 32 20 3 ⁶	A	1 2 7	
41 17 25 34 (1)	B	1 2 7	
14 44 52 42 45 26 30 16 40	A	1 2 7	
39 43 53	B	1 2 7	
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		



NOTE:
 1. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

A52630-001 DOC. NO. 23-1105-11

7-6-71 JN




P. C. Assembly A52634-001

TEST PARAMETERS		
Vcc	+4.75V	5% VCC
AD	12500	CSO
AV	1	100ns
CLK	1	100ns
BYT CLK	1	100ns

ROW ASSIGNMENT	
10	+B3
1	+B4
2	+B5
3	+B6
4	+B7
5	+B8
6	+B9
7	+B10
8	+B11
9	+B12

OUTPUT PINS (TEST POINTS)	SWITCH SETTING	+CO REF
A		
B		
29	A 1 2 3 4 5 6 7 8 9 10 11 12	
	B 2 3 7 1 11 10 9 8 5 4 1 11	
30	A 1 2 3 4 5 6 7 8 9 10 11 12	
	B 2 6 11 4 9 2 7 1 5 9 3	
31	A 1 2 3 4 5	
	B 2 10 1 6 #	
32	A 1 2 3 4 5	
	B 5 10 1 6 #	
33	A 1 2 3	
	B 3 2 #	
34	A 1 2 3	
	B 1 2 3	
35	A 1 2 3	
	B 5 9 #	
36	A 1 2 3	
	B 11 5 #	
37	A 1 2 3	
	B 7 11 #	
38	A 1 2 3	
	B 2 7 #	
39	A 1 2 3	
	B 3 7 #	
40	A 1 2 4 5	
	B 2 3 7 #	
A		
B		
A		
B		
A		
B		
A		
B		




NOTES:

- * DENOTES INVERTED INPUT.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

A52634-001 DOC. NO. 23-1107-12

7-6-71 JN



P. C. Assembly A52634-001

P. C. Logic A52633

Doc. No. 23-1107-22

TEST PARAMETERS			
+V _{cc}	+4.75V	510	4 MCC.
-V		LOGO	REF V
+V		CLK	1 μ Sec
-V		REF CLK	+08C



ROW ASSIGNMENT	
10	+B4
1	+B5
2	+S0
3	
4	
5	GRD
6	+C1
7	+C2
8	+C3
9	+C4

OUTPUT PINS (TEST POINTS)	SWITCH SETTING	COL. SIG											
		A	1	2	3	4	5	6	7	8	9	10	11
31	A 1 2 3 4 B 5 6 7												
33	A 1 2 3 B 2 11 9												
20	A 1 2 3 4 B 8 10 7 9												
51	A 1 2 3 4 B 2 6 11 4												
30	A 1 2 3 4 B 2 4 6 8 10 5 9 1 9												
42	A 1 2 3 4 B 2 1 11												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. • 80 REF


NOTES:

- * DENOTES INVERTED INPUT.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "*" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "±" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.




A52634-001 DOC. NO. 23-1107-22

7-6-71 JN



7-6-71 JN.



TEST PARAMETERS	
V _{CC}	5
V _{IN}	0.5
V _{OUT}	2
V _{REF}	0

SIGNALS INPUT	
1	0
2	0
3	0
4	0
5	0
6	0
7	0
8	0
9	0
10	0
11	0
12	0
13	0
14	0
15	0
16	0
17	0
18	0
19	0
20	0
21	0
22	0
23	0
24	0
25	0
26	0
27	0
28	0
29	0
30	0
31	0

Channel	Signal
1	CLK
2	IN1
3	IN2
4	IN3
5	IN4
6	IN5
7	IN6
8	IN7
9	IN8
10	IN9
11	IN10
12	IN11
13	IN12
14	IN13
15	IN14
16	IN15
17	IN16
18	IN17
19	IN18
20	IN19
21	IN20
22	IN21
23	IN22
24	IN23
25	IN24
26	IN25
27	IN26
28	IN27
29	IN28
30	IN29
31	IN30
32	IN31


- NOTE:
- * DEMONSTRATION SIGNAL
 - V_{CC} (5V) IS SUPPLIED TO THE LOGIC.
 - FUNCTIONS OF THE LOGIC SHOULD BE AS SHOWN IN THE LOGIC DIAGRAM.

A52638-001 DOC. NO. 23-1103-12

7-6-71 JN

REVISIONS
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60

- TEST LEGEND AS APPLICABLE:
 1 ICT — PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.e., ARE SWITCHING DURING TEST
 5 // INDICATES UNTESTED INPUT/OUTPUT LINES




NOTES
 PARTIAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATION PREFIX WITH UNIT NUMBER OR SUBSYSTEM DESIGNATION

POWER INPUT PINS	
67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100	
600	1
+4.5 VDC	6

REF DWG
 MECH DESG A52638-001

SEE SEPARATE PL	
LOGIC DIAGRAM, A12 ASSY (LSCP)	
58189	A52637

7-6-71 JN



A52638-001 DOC. NO. 23-1108-22

TEST PARAMETERS


+Vcc	4.75	SIG	+VCC
-V		LOAD	GRD
+V		REF V	+5V
-V		CLK	μSEC
		BIT CLK	+OSC

ROW ASSIGNMENT

10	-C1
1	+B4
2	+B5
3	+B7
4	
5	GRD
6	+C1
7	
8	
9	


OUTPUT PINS (TEST POINTS)	SWITCH SETTING												+CO REF	
	A	1	2	3	4	5	6	7	8	9	10	11	12	
27	A	1	2	3										
	B	1	2	3	4	5	6	7	8	9	10	11	12	
26	A	1	2	3	4	5	6	7	8	9	10	11	12	
	B	2	4	6	1	11	10	5						
15	A	1	2	3										
	B	3	5	10										
(11)	A	1	2	3	4	5	6	7	8	9	10	11	12	
	B	2	4	6	1	3	5	11	10	9				
(25)	A	1	2	3	4	5	6	7	8	9	10	11	12	
	B	4	6	1	3	5	11	10	9	8	7	6	5	
(20)	A	1	2	3	4	5	6	7	8	9	10	11	12	
	B	1	3	5	11	10	11	2	8	10	1	7	6	
(14)	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. *BO REF



- NOTES:**
- * DENOTES INVERTED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-CO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION
 - ENCIRCLES OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.


7-6-71 JN



TEST PARAMETERS			
Vcc	+4.75	SIG	10
±V	---	LOAD REF	V GND
+V	---	CLK	1 μS
-V	---	BY CLK	+OSC

I/O ASSIGNMENT	
10	---
1	---
2	---
3	+L0
4	+B*
5	---
6	+E6
7	+B7
8	+B6
9	-B7

OUTPUT PINS (TEST POINT)	SWITCH SETTING	+CO REF
50, 49	A 1 2 3 4 B 11 4 8 1	
45, 47	A 1 2 3 4 B 3 11 8 5	
43, 42*	A 1 2 3 4 B 3 8 2 7	
41, 37	A 1 2 3 4 B 3 2 1 11	
39, 36*	A 1 2 3 4 B 3 1 10 8	
33, 34	A 1 2 3 4 B 3 10 6 2	
46	A 1 2 3 4 B 5 6 10 1	
②	A 1 2 3 4 B 5 10 1	
19	A 1 2 3 4 B 2 3 9 6	
27	A 1 2 3 4 B 2 3 9 3	
13	A 1 2 3 4 B 3 2 1 11	
23	A 1 2 3 4 B 2 11 9 7	
17	A 1 2 3 4 B 3 11 7 3	
⑪	A 1 2 3 4 B 10 6 8 7	
A		
B		
A		
B		
A		
B		
A		
B		
A		
B		




NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH AND NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS 'B' SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

A52646-001 DCC. NO. 23-2101-11



GOVT APPD. JW DATE 7-6-71



TEST PARAMETERS			
Vcc	+4.75V	V _{CC}	V _{CC}
ΔV		LOAD	12-50Ω
+V		REF V	11=V _{CC}
-V		CLN	3 μsec
		INT CLN	+B1

ROW ASSIGNMENT	
10	-
1	+B3
2	+B4
3	+B5
4	+B6
5	+B7
6	-
7	+C6
8	+C7
9	+B7

OUTPUT PINS (TEST POINTS)	SWITCH SETTING	+CO REF
14, 20, 24, 17, 13, 16, 30, 40, 33	A 1 2 3	
	B 1 8 11	
4	A 1 2 3 4 5 6 7 8 9 10	
	B 1 8 11 5 8 2 5 10 2 8	
37	A 1 2 3 4 5 6 7 8 9 10	
	B 1 2 3 4 5 6 7 8 9 10	
41	A 1 2 3 4 5 6 7 8 9 10	
	B 1 4 5 8 6 9 10 2 8	
27	A 1 2 3 4 5 6 7 8	
	B 8 8 1 1 5 5 9 9	
50	A 1 2 3	
	B 3 4 7	
52	A 1 2 3 4 5 6 7 8 9	
	B 1 3 5 6 9 11 7 3 11	
48	A 1 2 3 4 8	
	B 4 4 8	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	




A52657-001 DOC. NO. 23-2102-11

NOTES:

- 1. * DENOTES INVERTED SIGNAL.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- 3. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- 4. INSTALL JUMPER ACROSS C5 BEFORE TESTING.

- 5. EDGE A2 MAY BE ± 1 "B" SWITCH POSITION FROM THE ONE SHOWN FOR A "GO" INDICATION.
- 6. EDGES A2, 4, 6, 8 and 10 MAY BE ± 1 "B" POSITION.
- 7. EDGES A4 and A8 MAY BE ± 1 "B" POSITION.
- 8. ALL EDGES MAY BE ± 1 "B" POSITION.




P.C. Assembly A52638-001

P.C. Logic A52567

Doc. No. 23- 2102-1.


7-9-71

JW



UNIT	DESCRIPTION	DATE APPROVED
DRIVER A		
DRIVER B		
DRIVER C		
DRIVER D		


DATE 7-9-71
 JN
 CCVT APPD.




- NOTES:
- * DENOTES INVERSED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - ▶ OUTPUT SIGNAL LEVELS ARE -12V TO 0V.
 - ▶ GO/NO-GO INDICATIONS REQUIRE SEVERAL SECONDS.

A52672-001 DOC. NO. 23-2104-11

INT APPD. JN DATE 7-9-71






NOTES:

- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- OUTPUT SIGNAL LEVELS -12V TO 0V.

A52676-001 DOC. NO. 23-2105-11

GOVT APPD. JW DATE 7-6-71




7-6-71 JW.

P.C. Assembly A52710-001

P.C. Logic A52709

Doc. No. 22-1109-12




A52710-001 DOC. NO. 23-1109-12

7-6-71 JN


NOTES:

- * DENOTES INVERTED INPUT.
- VCC (-5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "*" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "*" WHERE INDICATED BY "*" : VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.



P.C. Assembly A52710-001
P.P. Logic A52709


7-6-71 JN



A52710-001 DOC. NO. 23-1109-22

TEST PARAMETERS			
SPR	4.75	DIG	100%
SW		CLAMP	12-000
TR		CLAMP	11-000
TR		CLAMP	11-000
TR		CLAMP	11-000


ROW ASSIGNMENT	
10	CS
1	+BT
2	+CB
3	CI
4	CI
5	
6	
7	
8	
9	



NOTES:


- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.

7-6-71 JN



P.C. Assembly A52734-001
P.C. Logic A52733


7-6-71 JN



- NOTES:
- * DENOTES INVERTED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

A52734-001 DOC. NO. 23-1110-12


7-6-71 JN



P.C. Assembly 52734-001

P.C. Logic A52733

Doc. No. 23-1110-22




NOTES:


- * DENOTES INVERTED INPUT.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

A52734-001 DOC. NO. 23-1110-22


7-6-71 JN



7-6-71
JN



A52762-001 DOC. NO. 23-2105-12




P.C. Assembly A52762-001

TEST PARAMETERS			
VCC	+4.75V	VIS	C 5-20
VV	-12V	LOAD	1
VV	-12V	C.M	30μSEC
VV	0	BY CLK	OSC

ROW ASSIGNMENT	
01	+5V
1	+B4
2	+12V
3	+12V
4	+B4
5	GRD
6	+B4
7	+B4
8	+B4
9	+B4


OUTPUT PINS (TEST POINTS)	SWITCH SETTING											
15, 13, 11, 9	A	1	2	3								
	B	2	1	11								
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											



NOTE:
 1. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.


A52762-001 DOC. NO. 23-2106-22

GOVT APPD. JN DATE 2-6-71



7-9-71


JN



A52766-001 DOC. NO. 23-111-12

- NOTES:
- * DENOTES INVERTED INPUT.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO 4.75V.


JN DATE 7-7-71



P.C. Assembly A52766-001

P.C. Logic A52765

Doc. No. 23-1111-22




A52766-001 DOC. NO. 23-1111-22

NOTES:

- * DENOTES INVERTED INPUT.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.

GOVT APPS. J.W.


DATE 7-9-71



TEST PARAMETERS		
Vcc	+4.75	VCC
SV	---	SWP V GND
SW	---	CLF 1-SEC
-V	---	BY CLR -OSC

ROW ASSIGNMENT	
1	*C7
2	B1
3	*B2
4	*B3
5	*B4
6	B7
7	---
8	---
9	*CA

OUTPUT PINS (TEST POINTS)	SWITCH SETTING
12 52	A 1 2 3 4 5 6 7 8 9 10 11 12
B 2 3 4 5 6 7 8 9 10 11 12	
11 49	A 1 2 3 4 5 6 7 8 9 10 11 12
B 10 1 2 3 4 5 6 7 8 9 11 12	
16 51	A 1 2 3 4 5 6 7 8 9 10 11 12
B 3 4 5 6 7 8 9 10 11 12	
14 47	A 1 2 3 4 5 6 7 8 9 10 11 12
B 1 2 3 4 5 6 7 8 9 10 11 12	
20 50	A 1 2 3 4 5 6 7 8 9 10 11 12
B 11 2 3 4 5 6 7 8 9 10 12	
14 48	A 1 2 3 4 5 6 7 8 9 10 11 12
B 2 3 4 5 6 7 8 9 10 11 12	
15 46	A 1 2 3 4 5 6 7 8 9 10 11 12
B 3 4 5 6 7 8 9 10 11 12	
(13) 53	A 1 2 3 4 5 6 7 8 9 10 11 12
B 2 3 4 5 6 7 8 9 10 11 12	
(17)	A 1 2 3 4 5 6 7 8 9 10 11 12
B 10 1 2 3 4 5 6 7 8 9 11 12	
A	
B	
A	
B	
A	
B	
A	
B	
A	
B	
A	
B	
A	
B	




NOTES:

- * DENOTES INVERTED INPUT.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

A52774-001 DOC. NO. 23-1112-11


7-6-71 JN



7-9-71 JN

TEST PARAMETERS			
V _{DD}	+4.75V	V _{IO}	+5V
V _{CC}	---	V _{EE}	GRD
V _{EXT}	---	C _{EXT}	1μ 50K
V _{EXT}	---	OSC	---

ROW ASSIGNMENT	
10	+B2
1	+B3
2	-B4
3	-C1
4	-C2
5	---
6	+S1
7	-B4
8	---
9	---




NOTES:


- * DENOTES INVERTED INPUT.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.

A53418-001 DOC. NO. 23-1113-11

GOVT APPD. JN DATE 7-9-71



2-6-71 JN.



TEST PARAMETERS

Vcc	4.75	V	SIG	✓
5V	---	LOAD	REF V	---
+V	---	CLK	1 μ SEC	---
-V	---	INT CLK	+ OSC	---

LOW ASSIGNMENT

10	---
1	+B0
2	+B1
3	+B2
4	+B3
5	---
6	+B4
7	+B5
8	+B6
9	+B7


OUTPUT PINS (TEST POINTS)	SWITCH SETTING												REF														
	A	1	2	3	4	5	6	7	8	9	10	11	12														
37 41	A	1	2	3	4	5	6	7	8	9	10	11	12	B	6	10	7	11	10	2	6	10	8	7	6		
23	A	1	2	3	4	5								B	2	10	11	8	#								
19	A	1	2	3										B	2	1	#										
43	A	1	2	3										B	2	1	3										
41	A	1	2	3	4	5	6	7	8	9	10	11	12	B	10	1	8	10	9	8	7	6	5	4	3	2	
52	A	1	2	3	4	5	6	7	8	9	10	11	12	B	11	10	9	8	7	6	5	4	3	2	1	11	
(1)	A	1	2	3	4	5	6	7	8	9	10	11	12	B	2	4	8	10	1	2	5	7	11	1	11	2	
A																											
B																											
A																											
B																											
A																											
B																											
A																											
B																											
A																											
B																											
A																											
B																											
A																											
B																											
A																											
B																											
A																											
B																											

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. *B0 REF

- NOTES:
- *DENOTES INVERTED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH NO. 12 WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.

A53434-001 DOC. NO. 23-1114-11

7-6-71 JN



TEST PARAMETERS		
V _{cc}	+4.75	V
V _{EXT}	-26.1	V
V _V	12	V
V _W	12	V
V _{CC}	12	V
V _W	12	V
V _W	12	V

ROW ASSIGNMENT	
10	-
11	-
12	+12V
13	-26.1V
14	-12V
15	-
16	+85
17	-
18	-
19	-


INPUT		COL		SG
		53	+C0	
		54	-C1	
		55	-C2	
		56	-C3	
		57	-C4	
		58	+C5	
		59	-C6	
		60	+B0	
		61	+B1	
		62	+B2	
		63	+B3	
		64	+B4	
		65	+B5	
		66	+B6	
		67	+B7	
		68	+B8	
		69	+B9	
		70	+B0	
		71	+B1	
		72	+B2	
		73	+B3	
		74	+B4	
		75	+B5	
		76	+B6	
		77	+B7	
		78	+B8	
		79	+B9	
		80	+B0	
			+C0	REF
			+C0	REF

OUTPUT PINS (TEST POINTS)	SWITCH SETTING	
20, 21, 22, 23, 24, 26, 28, 29	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6
	A	1 2 3 4 5 6
	B	1 2 3 4 5 6

- NOTES:
- 1. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
 - 3. OUTPUT VOLTAGE LEVELS ARE GRD TO -8VDC APPROX.

A53506-001 DOC. NO. 23-2189-11

GOVT APPD. *JN* DATE 7-7-71




REVISIONS			
NO.	DESCRIPTION	DATE	APPROVED
1	REVISED		

(001)
SEE SEPARATE PL


COMMERCIAL TOLERANCES GOVERN MATERIAL STOCK UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON SIZE FOR MFG TOLERANCES INCLUDING ROUND PURCHASED AND DRILLED HOLES SEE SYMBOLOGY	UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ON SIZE FOR MFG TOLERANCES INCLUDING ROUND PURCHASED AND DRILLED HOLES SEE SYMBOLOGY	CONTRACT NO. DA 36-009 AMC 05598(E) ORDER NO. 27 Sept 66 DATE 1 OCT 66	GENERAL DYNAMICS Electronic Division ROCHESTER, N.Y.
LOGIC DIAGRAM A1, A2, A3, ASSY (HSPT)			DRAWING NO. D 58189 A535109
AUTODIN APPLICATION		SCALE NONE	SHEET

A535109

DATE 7-7-71




A53583 7-6-71 JN



A53584-001 DOC. NO. 23-2107-11

GOVT APPD. JN. DATE 7-6-71

- NOTES:
1. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
 3. * DENOTES INVERTED SIGNAL.




P.C. Assembly A53721-001
P.C Logic A53720

Doc. No. 23-2108-11

7-6-71

JW



A53721-001 DOC. NO. 23-2108-11


GOVT APPD. JW DATE 7-6-71


NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "*" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.

IN ICT-103 TESTER PRESS "B" SWITCH "*" WHERE INDICATED BY "*"; VALID TEST IS GO INDICATION.

- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.






A53725-001 DOC. NO. 23-2109-11

GOVT APPD. JW DATE 2-6-71


NOTES:

- 1 WAVEFORMS AND A,B SWITCH POSITIONS IDENTICAL FOR ALL OUTPUTS.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO 4.75V.
3. NT INDICATES NO TEST.



7-6-71

JW




NOTE:
1. * DENOTES INVERTED SIGNAL.

A65001-001 DOC. NO. 23-2110-11

GOVT APPD. JW DATE 7-6-71

P.C. Assembly A65001-001
P.C. Logic A65000




P.C. Assembly A65005-001

TEST PROGRAM			
V _{cc}	4.75	40	405
V _{12V}		LOG	
V ₁₂	12	CLK	1 μSEC
V ₁₂	12	BT CLK	CLK

ROW ASSIGNMENT	
10	
1	
2	+12V
3	+84
4	-12V
5	58D
6	-05
7	+00
8	+85
9	+86

OUTPUT PINS (TEST POINTS)	SWITCH SETTING									
	A	1	2	3	4	5	6	7	8	9
33, 25 ⁶ , 29 ⁵	A	1	2							
	B	1	10							
21	A	1	2	3	4	5	6	7	8	9
	B	2	BT	1	BT	BT	BT	BT	BT	9
15, 13*	A	1	2	3						
	B	4	7							



NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- BEFORE PROCEEDING WITH TEST, SELECT PIN 33 AND ADJUST R21 FOR A "GO" AT SWITCH SETTINGS A-1, B-1 AND A-2, B-10.


- ALL "B" SWITCH SETTINGS MAY OCCUR ±1 "B" SWITCH SETTING FROM SETTINGS SHOWN.
- PLACE A JUMPER ACROSS CAPACITOR C2 PRIOR TO TESTING P.C. CARD.
- NT INDICATES NO TEST.

A65005 DOC. NO. 23-1119-12

DVT APPD. JW DATE 7-9-71

P.C. Assembly A65005-001

P.C. Logic A65004



P.C. Assembly A65005-001

TEST PARAMETERS			
Vcc	+4.75	SUB	10.5V
SV		LOAD	REF V
+V	12	CLK	2μ SEC
-V	12	BT CLK	CLK

ROW ASSIGNMENT	
10	
1	
2	+12
3	
4	12
5	CRD
6	-C3
7	+B3
8	+B4
9	+B5

INPUT PINS	COL	SIG	WAVEFORMS	DYNATRONICS TESTAGRAM
	63	+CO		
	64	C1		
	65	-C2		
37, 39	66	-C3		
	67	-C4		
	68	+C5		
	69	-C6		
	70	+B0		
	71	+B1		
	72	+P2		
35 43	73	+B3		
31	74	+B4		
41	75	+B5		
	76	+B6		
	77	+B7		
	78	+S0		
	79	+S1		
	80	+S2		
		+CO REF		


OUTPUT PINS (TEST POINTS)	S.WITCH SETTING
29 33	A 1 2
	B 2 7
(19)	A 1 2 3
	B 3 NT *3
(23)	A 1 2 3
	B 3 NT 10
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B

- NOTES:
- 1. * DENOTES INVERTED SIGNAL.
 - 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - 3. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
 - 4. PLACE A JUMPER ACROSS CAPACITOR C1 PRIOR TO TESTING.
 - 5. NT INDICATES NO TEST.

A65005 DOC. NO. 23-1119-22

GOVT APPD. JN DATE 7-9-71

GOVT APPD. JN DATE 8-19-71



TEST LEGEND AS APPLICABLE
 1 ICT- PIN NOS AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST
 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.e., ARE SWITCHING DURING TEST
 5 // INDICATES UNTESTED INPUT/OUTPUT LINES

NOTES
 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATION PREFIX WITH UNIT NUMBER OR SUBASSEMBLY DESIGNATION IS A
 2. UNLESS OTHERWISE SPECIFIED ALL RESISTANCE VALUES ARE IN OHMS. ALL RESISTOR TOLERANCE ARE ±5%. ALL RESISTOR RATINGS ARE 1/8W

POWER INPUT PINS	
+4.5VDC	21 THRU 228
-4.5VDC	6
GRD	1


REF DISC.
 100-1000-00

(-00)

SEE SEPARATE PL

COMMERCIAL: THIS DOCUMENT IS UNCLASSIFIED UNLESS INDICATED OTHERWISE	DATE OF DECLASSIFICATION: 11/19/01	CLASSIFICATION AUTHORITY: 1352600	REASON FOR DECLASSIFICATION: 25X
LOGIC DIAGRAM ASSEMBLY E 58189 A65008		DATE: 7-6-71 DRAWN BY: JAV	

NOTE 7-6-71



TEST PARAMETERS


V _{CC}	4.75	V _{DD}	0V
V _{DD}	0V	V _{DD}	0V
V _{DD}	0V	V _{DD}	0V
V _{DD}	0V	V _{DD}	0V

ROW ASSIGNMENT

10	-C2
1	-C1
2	+B7
3	+B6
4	+C5
5	-
6	+C1
7	-B4
8	-B0
9	+C3

OUTPUT PINS (TEST POINTS)

Pin	Test Point	Switch Setting
37	A	1 2 3 4 5 6 7 8 9
37	B	2 1 3 5 11 10 9 5 #
37	A	1 2 3 4 5 6 7 8 9 10 11
37	B	5 9 1 3 6 11 3 7 10 9 5
37	A	1 2 3 4 5 6 7 8 9 10 11
37	B	8 10 6 8 4 6 4 5 2 4 #
37	A	2 3 4 5
37	B	8 8 4 5 #
16	A	1 2 3 4 5 6 7
16	B	6 9 6 8 4 7 2
13	A	1 2 3 4 5 6
13	B	3 9 3 8 1 7
25	A	1 2
25	B	3 5
52	A	1 2
52	B	2 5
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	



NOTES:


- 1. * DENOTES INVERTED INPUT.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- 3. IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- 4. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.


A65009-001 DOC. NO. 23-1120-12

DATE 7-6-71


P.C. Assembly A65009-001

P.C. Logic A65008






A65009-001 DOC. NO. 23-1120-22



NOTES:

- * DENOTES INVERTED INPUT.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.


GOVT APPD. JW DATE 7-6-71



7-

P.C. Assembly A 7014-01
 P.C. Logic A 7012

Doc. No. 23-1115-11




NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- NT INDICATES NO TEST.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

▷ SHORT OUT RESISTORS R3, R6 AND R8 PRIOR TO TEST.

A65013-001 DOC. NO. 23-1115-11

7-6-71 JN



TEST LEGEND AS APPLICABLE

- 1 ICT PIN NOS AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
- 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST
- 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
- 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E. ARE SWITCHING DURING TEST
- 5 ~~~~~ INDICATES UNTESTED INPUT/OUTPUT LINES

▶ JUMPER, ETC.

NOTES:

1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN; FOR COMPLETE DESIGNATION REFER WITH UNIT NUMBER OR SUBASSEMBLY DESIGNATION(S).


2. UNLESS OTHERWISE SPECIFIED:
 ALL RESISTANCE VALUES ARE IN OHMS.
 ALL RESISTOR RATINGS ARE 1/4 WATT.
 ALL RES CAP. TOLERANCES ARE ±5%.
 ALL CAPACITANCE VALUES ARE IN MICROMICROFARADS.

REF DWG:
 MECH ASSY - A65025-001

E. A. R	NP. Y. S. H. S.
+4.5 VDC	7 THRU 227
GND	6

(001)
SEE SEPARATE PL

GENERAL DYNAMICS Electronics Division ROCHESTER, N. Y.	
LOGIC DIAGRAM, ASSEMBLY	
F 58189	A65024




A65025-001 DOC. NO. 23-1116-12


7-6-71 JN

NOTES:

1. * DENOTES INVERTED SIGNAL.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
3. IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH # WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
4. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
5. INSTALL JUMPER WIRE ACROSS CAPACITOR C5 BEFORE TESTING.
6. EDGES A8, A10 AND A12 MAY INDICATE "GO" ±1 "B" SETTING FROM THAT SHOWN.




7-6-71 JN



A65025-001 DOC. NO. 23-1116-22


7-6-71 JN



P.C. Assembly A65029-001

P.C. Logic A65028


Doc. No. 23-1117-11



TEST PARAMETERS		
Vcc	+4.75	5V
+V		OSC
+V	CLK	1 μ SEC
-V	BY CLK	+OSC

ROW ASSIGNMENT	
10	+B0
1	+C0
2	+S0
3	+B4
4	+B5
5	+B7
6	+C1
7	+C2
8	+C4
9	+C6


OUTPUT PINS (TEST POINTS)	SWITCH SETTING	+CO REF
17 34 13*	A 1 2 3 B 1 3 11	
20	A 1 2 3 B 1 11 8	
24 22* 23*	A 1 2 3 B 11 2 10	
11 15*	A 1 2 3 B 9 11 7	
37*	A 1 2 3 4 B 3 8 3 7	
38	A 1 2 3 4 5 B 2 3 8 5 #	
51	A 1 2 3 4 5 6 7 B 8 3 7 3 5 #	
44	A 1 2 3 4 5 6 7 B 5 7 2 4 11 3 6	
46	A 1 2 3 4 5 6 7 8 9 B 2 4 5 2 3 2 3 11 2	
47	A 1 2 3 B 3 7 11	
48	A 1 2 3 B 11 10 #	
46	A 1 2 3 B 2 8 #	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	



A65029-001 DOC. NO. 23-1117-11

NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO 4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
5 INSTALL JUMPERS ACROSS C4, C5 AND C6 BEFORE TESTING CARD.



A65033-001 DOC. NO. 23-1118-12

7-6-71 J.N

NOTES:


1. * DENOTES INVERTED SIGNAL.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
3. IN ICT-102 TESTER "*" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH. "*" WHERE INDICATED BY "*" ; VALID TEST IS CC INDICATION.

4. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GC TESTED FIRST.

5. JUMPER ACROSS RESISTORS R1, R3 AND R5 PRIOR TO TEST.

P. C. Assembly A65033

P.C. Logic A65032



NOTES
 PARTIAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATION
 PREFIX WITH UNIT NUMBER OR SUBASSEMBLY DESIGNATIONS)
 UNLESS OTHERWISE SPECIFIED
 ALL RESISTANCE VALUES ARE IN OHMS
 ALL RESISTOR RATINGS ARE 1/4 WATT
 ALL RESISTOR TOLERANCES ARE ± 5 %
 ALL CAPACITANCE VALUES ARE IN MICROMICROFARADS.

REF WU
 ME - ASSY - 4511 701

-OVER INPUT PINS	
24 THRU 27	29 THRU 32
+ 4.5VDC	
GND	

TEST LEGEND AS APPLICABLE
 1 ICT — PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST
 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.e., ARE SWITCHING DURING TEST
 5 --- INDICATES UNTESTED INPUT/OUTPUT LINES
 △ JUMPER ACROSS RESISTORS R11 AND R14 PRIOR TO TEST.

(00)
 SEE SEPARATE PI


APPROVED FOR RELEASE	DESIGNED BY	DESIGNED BY	DESIGNED BY
LOGIC DIAGRAM ASSEMBLY			
E 58183		A65032	

7-6-71 JN.

TEST PARAMETERS			
Vcc	+4.75	SIG	12-GRG
Vp		LOAD	12-GRG
Vp		REF	12-GRG
Vp		CLK	2U-GRG
Vp		REF CLK	*CLK

ROW ASSIGNMENT	
10	+B0
11	+B0
12	+C1
13	+B4
14	+B2
15	+B0
16	+C6
17	+C2
18	+F0
19	+C1

OUTPUT PINS (TEST POINTS)	SWITCH SETTING										
	A	B	3	4	5	6	7	8	9	10	11
16	#										
17	#										
18	#										
19	#										
20	#										
21	#										
22	#										
23	#										
24	#										
25	#										
26	#										
27	#										
28	#										
29	#										
30	#										
31	#										
32	#										
33	#										
34	#										
35	#										
36	#										
37	#										
38	#										
39	#										
40	#										
41	#										
42	#										
43	#										
44	#										
45	#										
46	#										
47	#										
48	#										
49	#										
50	#										
51	#										
52	#										
53	#										
54	#										
55	#										
56	#										
57	#										
58	#										
59	#										
60	#										
61	#										
62	#										
63	#										
64	#										
65	#										
66	#										
67	#										
68	#										
69	#										
70	#										
71	#										
72	#										
73	#										
74	#										
75	#										
76	#										
77	#										
78	#										
79	#										
80	#										




COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. * BO REF

NOTES:

- * DENOTES INVERTED SIGNAL.
 - VCC (+5EXT, LOGIC SUPPLY ADJUSTED TO +4.75V).
 - IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
 - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- 5 JUMPER ACROSS RESISTORS R11 AND R14 PRIOR TO TESTING THIS CARD.


A65033-001 DOC. NO. 23-1118-22

7-6-71 JN



P.C. Assembly A65037
 P.C. Logic A65036

76-71
JN




NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.


▶ JUMPER ACROSS RESISTORS R4 AND R7 PRIOR TO TEST.

A65037-001 DOC. NO. 23-2111-11

GOVT APPD. JV DATE 7-6-71



P.C. Assembly A65041
 P.C. Logic A65040



A65041-001 DOC. NO. 23-2112-12

NOTES:


- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

4 JUMPER ACROSS RESISTORS R1, R4, R5, R8, R9, AND R12 PRIOR TO TEST.

GOVT APPD. JW DATE 7-6-71

TEST LEGEND AS APPLICABLE

- 1 ICT - PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
- 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST
- 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
- 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC
- 5 ARE SWITCHING DURING TEST
- 6 INDICATES UNTESTED INPUT/OUTPUT LINES
- 7 JUMPER ACROSS RESISTORS R1, R4, R5, R8, R9, AND R12 PRIOR TO TEST.




NOTES
 1. LISTED RE...
 2. UNLESS OTHERWISE SPECIFIED:
 - ALL RESISTOR VALUES ARE IN OHMS
 - ALL CAPACITOR VALUES ARE IN MICROMICROFARADS
 REF DWG
 MECH 4557 - A65041 001


RESISTOR VALUES	
100K	100,000
10K	10,000
1K	1,000
100	100
10	10
1	1
0.1	0.1
0.01	0.01
0.001	0.001
0.0001	0.0001

REVISIONS		GENERAL DYNAMICS	
NO.	DATE	BY	CHKD
1			
DESCRIPTION		58189 -65041	
P.C. Assembly A65041		LOGIC DIAGRAM ASSEMBLY	

DATE: JUN 7-6-71



7-6-71




NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

▶ JUMPER ACROSS C1, C2 AND R3 PRIOR TO TEST.



A65045-001 DOC. NO. 23-2113-12

GOVT APPD. JW DATE 7-6-71



7-6-71

JW



TEST LEGEND AS APPLICABLE

- 1 IC* PINS AND TEST SIGNALS ARE SHOWN IN PARENTHESES
- 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST
- 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
- 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E., ARE SWITCHING DURING TEST
- 5 --- INDICATES UNTESTED INPUT/OUTPUT LINES

▶ TEST TESTS TEST POINTS (S) AND (C) I.E. TESTS APPROPRIATE JUMP FLIP-FLIP.


POWER INPUT PINS	
Z1 THRU Z5, Z7 THRU Z28	
+4.5VDC	5
GRD	1

▶ JUMPER ACROSS C3 FOR TESTING ONLY

001

SEE SEPARATE PL

COMMERCIAL TOLERANCES GOVERN MATERIAL STOCK UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	UNLESS OTHERWISE SPECIFIED TOLERANCES ON ANGLES ARE DEC UNLESS OTHERWISE SPECIFIED	CA 36-039-AMC 05398/E	GENERAL DYNAMICS
WELDED JOINTS SHALL BE TO MIL-STD-883C	DRILLED HOLES SHALL BE TO MIL-STD-883C		ROCHESTER, N. Y.
MATERIAL		LOGIC DIAGRAM ASSEMBLY	
PART NO.		40504R	
QUANTITY		F 58189	
APPLICATION		DATE	




P. C. Assembly A65053

7-6-71

TEST PARAMETERS		
Max	+4.75	V _{CC}
V _{CC}	—	V _{EXT}
—	—	LOGIC SUPPLY
—	—	REF. SUPPLY
—	—	CLK
—	—	REF. CLK

I/O ASSIGNMENT	
1	+V _{CC}
2	+V _{CC}
3	+V _{CC}
4	+V _{CC}
5	+V _{CC}
6	+V _{CC}
7	+V _{CC}
8	+V _{CC}
9	+V _{CC}


OUTPUT PINS	TEST POINTS	SWITCH	SETTING	+CO REF
①	—	A	1 2 3 4 5 6 7 8 9 10	
38	—	A	1 2 3 4 5 6 7 8 9 10	
25	—	A	1 2 3 4 5 6 7 8 9 10	
②	—	A	1 2 3 4 5 6 7 8 9 10	
47	—	A	1 2 3 4 5 6 7 8 9 10	
23	—	A	1 2 3 4 5 6 7 8 9 10	
42	—	A	1 2 3 4 5 6 7 8 9 10	
12	—	A	1 2 3 4 5 6 7 8 9 10	
17 18	—	A	1 2 3 4 5 6 7 8 9 10	
14	—	A	1 2 3 4 5 6 7 8 9 10	
16	—	A	1 2 3 4 5 6 7 8 9 10	
51	—	A	1 2 3 4 5 6 7 8 9 10	




- NOTES:
- * DENOTES INVERTED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO FIRST.

A65053-001 DOC. NO. 23-2115-12

GOVT APPD. JN DATE 7-6-71




2-6-71



A65053-001 DOC. NO. 23-2115-22

GOVT APPD. JN DATE 7-6-71

- NOTES:
1. * DENOTES INVERTED SIGNAL.
 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 3. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.



P.C. Assembly A65057-001


P.C. Logic A65056

TEST PARAMETERS

VCC	+4.75V	V _{DD}	V _{DD}
V _{DD}		LOGIC	5V
V _{DD}		REF	5V
V _{DD}		CL	1.5 sec
V _{DD}		BY CL	+OSC

ROW ASSIGNMENT

10	+B2
1	+C3
2	+B0
3	+B7
4	+B4
5	+B6
6	+C2
7	+C3
8	+C6
9	+C1




NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.

- 4 PRIORITY TO TESTING PC CARD PLACE A JUMPER ACROSS CAPACITORS C2 & C3.
- 5 NT MEANS NO TEST FOR "A" SWITCH POSITION 3.

A65057-001 DOC. NO. 23-2116-11

APPD. JW DATE 7-6-71



P.C. Assembly A65061-001


P.C. Logic A65060

300 004
 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

TEST PARAMETERS			
V _{DD}	+4.75	V _{DD}	PPC-1
V _V		LOAD	GRD
V _V		REF	
V _V		CLK	PPC-1
V _V		INT CLK	+OSC

ROW ASSIGNMENT	
1	+C5
2	+B0
3	+B4
4	+B5
5	
6	+C1
7	+C2
8	+C3
9	+C4

OUTPUT PINS (TEST POINTS)	SWITCH SETTING	+CO REF
Ⓞ	A 1 2 3 4 B 4 5 3	
Ⓢ	A 1 2 3 B 2 11 1	
Ⓢ	A 1 2 3 B 4 2 11	
Ⓢ	A 1 2 3 4 B 3 5 7 8	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	




NOTES:

- * DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GC TESTED FIRST.
- SPARE GATES ON SCHEMATIC WHICH ARE NOT INSTALLED ON BOARD ARE NOT PROGRAMED.

A65061-001 DOC. NO. 23-2117-11

GOVT APPD. JN DATE 7-6-71



P.C. Assembly A65081-001

P.C. Logic A65080


Doc. No. 23-2118-11

JN 7-9-71

REVISED	DATE	BY
A	REVISED FOR 30-0-0000	
B	REVISED FOR 33-0-0000	
C	REVISED FOR 33-0-0000	

TEST LEGEND AS APPLICABLE


- 1 ICT- PIN NOS AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
- 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST
- 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
- 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E. ARE SWITCHING DURING TEST
- 5 INDICATES UNTESTED INPUT/OUTPUT LINES
- 6 JUMPER ACROSS C5 AND C9 PRIOR TO TEST.



(+B5) LOCAL TESTCELL
 (+VCC) +4.5VDC (53)
 (+VCC) +5VDC (54)
 (+V) +2VDC (52)
 (-V) -2VDC (51)
 (ARD) -2VDC (55)
 (ARD) GND (56)

NOTE:
 1. ALL TEST POINT DESIGNATIONS ARE SHOWN FOR COMPLETE IDENTIFICATION PREFIX WITH UNIT NUMBER OR SUBASSEMBLY IDENTIFICATION.
 2. UNLESS OTHERWISE SPECIFIED:
 ALL RESISTANCE VALUES ARE IN OHMS
 ALL CAPACITANCE VALUES ARE IN MICROFARADS
 ALL TOLERANCES ARE ±5%
 ALL DIMENSIONS ARE IN MILLIMETERS
 ALL DIMENSIONS IN PARENTHESES INDICATE CRITICAL DIMENSIONS
 ALL DIMENSIONS IN PARENTHESES INDICATE CRITICAL DIMENSIONS

POWER INPUT PINS	
4.5VDC	6
GND	14




REF DWG
 WE 1454 48005 00

LOGIC DIAGRAM ASSEMBLY	ASSEMBLY
DATE	ASSEMBLY
BY	ASSEMBLY
CHKD	ASSEMBLY
APP'D	ASSEMBLY

7-6-71

JN



COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A.

NOTES:


- * DENOTES INVERTED SIGNAL.
 - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
 - IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
 - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- 5 JUMPER ACROSS C5 AND C9 PRIOR TO TEST.

A65085-001 DOC. NO. 23-2119-12

GOVT APPD. JN DATE 2-6-71

REVISIONS	
1	REVISED PER SCHEMATIC 100-1043
2	REVISED PER SCHEMATIC 100-1043
3	REVISED PER SCHEMATIC 100-1043


- TEST LEGEND AS APPLICABLE
- ICT — PIN NOS AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
 - (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST
 - (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
 - ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.e., ARE SWITCHING DURING TEST
 - INDICATES UNTESTED INPUT/OUTPUT LINES
 - JUMPER ACROSS C5 PRIOR TO TEST.



(+VCC) = +4.5VDC
 (+VCC) = +5VDC
 (+V) = 2VDC
 (-V) = -2VDC
 (GRD) = GND

NOTE:
 1. ALL INTERNAL POINTS ARE SHOWN FOR COMPLETE EXAMINATION.
 2. UNLESS OTHERWISE SPECIFIED:
 A. ALL RESISTOR VALUES ARE IN OHMS.
 B. ALL CAPACITOR VALUES ARE IN MICROFARADS.
 C. ALL DIMENSIONS ARE IN MILLIMETERS.
 D. ALL DIMENSIONS ARE IN INCHES.
 E. ALL DIMENSIONS ARE IN MILLIMETERS.
 F. ALL DIMENSIONS ARE IN INCHES.

POWER INPUT PINS			
26-28	19-22	25-27	21, 23, 24, 26, 27, 28
+4.5VDC	6	6	6
GRD	4	4	4



LOGIC DIAGRAM ASSEMBLY	
1	ASSEMBLY
2	ASSEMBLY
3	ASSEMBLY
4	ASSEMBLY
5	ASSEMBLY
6	ASSEMBLY
7	ASSEMBLY
8	ASSEMBLY
9	ASSEMBLY
10	ASSEMBLY
11	ASSEMBLY
12	ASSEMBLY
13	ASSEMBLY
14	ASSEMBLY
15	ASSEMBLY
16	ASSEMBLY
17	ASSEMBLY
18	ASSEMBLY
19	ASSEMBLY
20	ASSEMBLY
21	ASSEMBLY
22	ASSEMBLY
23	ASSEMBLY
24	ASSEMBLY
25	ASSEMBLY
26	ASSEMBLY
27	ASSEMBLY
28	ASSEMBLY
29	ASSEMBLY
30	ASSEMBLY
31	ASSEMBLY
32	ASSEMBLY
33	ASSEMBLY
34	ASSEMBLY
35	ASSEMBLY
36	ASSEMBLY
37	ASSEMBLY
38	ASSEMBLY
39	ASSEMBLY
40	ASSEMBLY
41	ASSEMBLY
42	ASSEMBLY
43	ASSEMBLY
44	ASSEMBLY
45	ASSEMBLY
46	ASSEMBLY
47	ASSEMBLY
48	ASSEMBLY
49	ASSEMBLY
50	ASSEMBLY
51	ASSEMBLY
52	ASSEMBLY
53	ASSEMBLY
54	ASSEMBLY
55	ASSEMBLY
56	ASSEMBLY
57	ASSEMBLY
58	ASSEMBLY
59	ASSEMBLY
60	ASSEMBLY
61	ASSEMBLY
62	ASSEMBLY
63	ASSEMBLY
64	ASSEMBLY
65	ASSEMBLY
66	ASSEMBLY
67	ASSEMBLY
68	ASSEMBLY
69	ASSEMBLY
70	ASSEMBLY
71	ASSEMBLY
72	ASSEMBLY
73	ASSEMBLY
74	ASSEMBLY
75	ASSEMBLY
76	ASSEMBLY
77	ASSEMBLY
78	ASSEMBLY
79	ASSEMBLY
80	ASSEMBLY
81	ASSEMBLY
82	ASSEMBLY
83	ASSEMBLY
84	ASSEMBLY
85	ASSEMBLY
86	ASSEMBLY
87	ASSEMBLY
88	ASSEMBLY
89	ASSEMBLY
90	ASSEMBLY
91	ASSEMBLY
92	ASSEMBLY
93	ASSEMBLY
94	ASSEMBLY
95	ASSEMBLY
96	ASSEMBLY
97	ASSEMBLY
98	ASSEMBLY
99	ASSEMBLY
100	ASSEMBLY

7-6-71
 JW

TEST PARAMETERS

V _{cc}	+4.75V	SUB	REF. V
5V		LOAD	12 C/D
+V	+12 0 ¹	CLK	32 μSEC
-V	12 0V	INT CLK	+OSC

ROW ASSIGNMENT


10	+B0
1	
2	+V
3	
4	V
5	
6	+C0
7	
8	
9	

OUTPUT PINS (TEST POINTS)	SWITCH SETTING			
	A	B	1	2
41 (⊞)				
23	A	1	2	3
	B	5	7	#
1 [*]	A	1	2	3
	B	1	3	#
45	A	1	2	
	B	2	7	
21	A	6		
	B	7		
29 (REF ONLY)	A	/		
	B	/		
38 30 (REF ONLY)	A	/		
	B	/		
49 (REF ONLY)	A	/		
	B	/		
	A			
	B			
	A			
	B			
	A			
	B			
	A			
	B			
	A			
	B			
	A			
	B			

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A.

NOTES:


1. * DENOTES INVERTED SIGNAL.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
3. IN ICT-102 TESTER "# DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST. IN ICT-103 TESTER PRESS "B" SWITCH '#' WHERE INDICATED BY "#" ; VALID TEST IS GO INDICATION.
4. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
5. ⊞ JUMPER ACROSS C5 PRIOR TO TEST.
6. WAVEFORMS FOR OUTPUT PINS 22, 30, 38, 49 ARE FOR REFERENCE.



A65085-001 DOC. NO. 23-2119-22

APPD. JW DATE 7-6-71


REV	NO	DATE	BY	CHKD
A	REV	SEC	PLR	ECN
A65088				



P.C. Assembly A65089-001

A65088

DESIGNED BY	DESIGNED BY	DESIGNED BY	DESIGNED BY
CHECKED BY	CHECKED BY	CHECKED BY	CHECKED BY
DATE	DATE	DATE	DATE
LOGIC DIAGRAM ASSEMBLY			
E: 58189		A65088	



NOTES:

1. * DENOTES INVERTED SIGNAL.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
3. IN ORDER TO CHECK THE PARITY CHECKER WITH EVERY POSSIBLE COMBINATION IT IS NECESSARY TO VIEW PIN 36 ON AN OSSCILLOSCOPE FOR 1 COMPLETE CYCLE OF B4.

A65089-001 DOC. NO. 23-2120-11


GCVT APPD. JN DATE 7-6-71

END

02-05-83




DATE





DEPARTMENT OF THE ARMY

MICROFORM
TEST TARGET



150 MM

10 mm (ø = 81 mm)

ABCDEFGHIJKLMNQRSTUWXYZ1234567890
abcdefghijklmnopqrstuvwxyz\$%&/'%# 1/2 1/4 3/4 — = + x & @ *

1.5 mm (e = 1.09 mm)

ABCDEFGHIJKLMNQRSTUWXYZ1234567890
abcdefghijklmnopqrstuvwxyz\$%&/'%# 1/2 1/4 3/4 — = + x & @ *

2.0 mm (e = 1.37 mm)

ABCDEFGHIJKLMNQRSTUWXYZ
abcdefghijklmnopqrstuvwxyz
1234567890\$%&/'%# 1/2 1/4 3/4 — = + x & @ *

2.5 mm (e = 1.77 mm)

ABCDEFGHIJKLMNQRSTUWXYZ
abcdefghijklmnopqrstuvwxyz
1234567890\$%&/'%# 1/2 1/4 3/4 — = + x & @ *

10 mm (ø = 81 mm)

ABCDEFGHIJKLMNQRSTUWXYZ1234567890
abcdefghijklmnopqrstuvwxyz\$%&/'%# 1/2 1/4 3/4 — = + x & @ *

1.5 mm (e = 1.09 mm)



ABCDEFGHIJKLMNQRSTUWXYZ1234567890
abcdefghijklmnopqrstuvwxyz\$%&/'%# 1/2 1/4 3/4 — = + x & @ *

2.0 mm (e = 1.37 mm)

ABCDEFGHIJKLMNQRSTUWXYZ
abcdefghijklmnopqrstuvwxyz
1234567890\$%&/'%# 1/2 1/4 3/4 — = + x & @ *

2.5 mm (e = 1.77 mm)

ABCDEFGHIJKLMNQRSTUWXYZ
abcdefghijklmnopqrstuvwxyz
1234567890\$%&/'%# 1/2 1/4 3/4 — = + x & @ *



200 MM

250 MM

